Forums
It looks like the migration went well. I found a couple of errors but solved them quickly. I will continue to do some testing to make sure that everything is...
What standards or 'official' guidelines do you use in EE design?
Started by 4 years ago●12 replies●latest reply 4 years ago●143 viewsDo you use any 'official' standards covering sane EE practices?Such standards should include, for example:component derating (max voltage, current, power)transient...
Software expands to fill the memory available
Started by 4 years ago●6 replies●latest reply 4 years ago●240 viewsHi everyone,I'm currently in the market for a new cellphone, and consequently reading reviews of a few different models. One review said that a certain cellphone...
Best practice for version controlling of a PCB design
Started by 4 years ago●3 replies●latest reply 4 years ago●962 viewsHi,I am working in a small business having 4 embedded systems engineers. We are currently using subversion for version control of the source codes. We want to use...
Write-only memory Real Innovation . . .How many of you remember ole Bob PeaseNo AI in those days :-)
Spammers are getting more sophisticated
Started by 5 years ago●4 replies●latest reply 5 years ago●348 viewsJust a quick post to inform you of a scheme used by spammers lately on the Related sites.Here's the scheme:They create an account on one of the Related sites and...
Todo List: Improvements to the Related Sites
Started by 5 years ago●7 replies●latest reply 5 years ago●198 viewsHere are a few improvements that I want to implement over the course of the next few weeks to the Related sites platform. Please share your thoughts, ideas and...
I created a circuit with a more solid ground plane which perfectly works.Now I attempted to create the exact same circuit with a second batch of the exact same parts...
Please login (on the right) if you already have an account on this platform.
Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers:
